Dr. Ashish Sharma

Associate Professor, Dept. Of Computer Science & Engineering
Manipal University Jaipur

image

Biography

Presently, I am an Associate Professor at the Department of CSE, Manipal University Jaipur, India. . I worked as an Assistant Professor at the Indian Institute of Information Technology Kota (2018-2022), Lecturer at the Department of CS & IS, BITS, Hydebrad Campus. I was an Assistant Professor at the Department of Electronics, Banasthali University. I received my Ph.D. degree in CSE from Malaviya National Institute of Technology Jaipur, India. My research domains are Computer Architecture and VLSI, Embedded Systems, and Cyber-Physical Systems.

Roles and Responsibilties

  • Training and Placement Coordinator, Dept. of CSE, Manipal University Jaipur.
  • Training and Placement Coordinator, Indian Institute of Information Technology (IIIT), Kota
  • Member of Scholarship and fees committee, Indian Institute of Information Technology (IIIT), Kota


Research Areas
  • Computer Architecture & VLSI
    • Multi-core Architecture
    • Network-on-Chip
    • Memories and Protocols
  • Embedded Systems and VLSI
    • Power, Thermal and Reliability Aware design
  • Cyber Physical Systems (CPS)
    • Dynamic Modeling
    • Smart Energy System
  • CPS and AI for Medical Applications (Healthcare)
Education

2019, Ph.D, Computer Science and Engineering, Malaviya National Institute of Technology, Jaipur

Title: Reliability-Aware Analysis and Design of Network-on-Chip
Supervisors:
Professor Manoj Singh Gaur (Currently Director IIT Jammu, and Professor at Dept. of CSE, MNIT Jaipur, India.)
Professor Lava Bhargava - Dept. of ECE, MNIT Jaipur.

2011, M.Tech, Electronics and Communications Engineering, Malaviya National Institute of Technology, Jaipur

Title: System-Level Design at Transaction Level; Case Study of MPSoC. Supervisors:
Professor Lava Bhargava - Dept. of ECE, MNIT Jaipur.

2004, B.E, Computer Science and Engineering, Govt. College of Engineering, Bikaner


Employment

Assistant Professor

June 2018 - Present

Deptartment of Computer Science and Engineering,
Indian Institute of Information Technology (IIIT), Kota, India


Associate Professor

Sept. 2014 - June 2018

Deptartment of Computer Science and Engineering,
SKIT Jaipur, India


Lecturer

Sept. 2013 - Sept. 2014

Dept. of Computer Science (CS) and Information Science (IS),
BITS Pilani, Hyderabad Campus


Assistant Professor

Feb. 2011 - Feb. 2013

Dept. of Electronics and Communications Engineering,
Banasthali University, India


Lecturer

July. 2008 - Feb. 2011

Dept. of Computer Science and Engineering
MNIT Jaipur, India

Publications
Journal Publications
  1. Sharma, A. & Agarwal, B. (2020). A cyber-physical system approach for model based predictive controland modeling of covid-19 in india.Journal of Interdisciplinary Mathematics, Taylor Francis (Accepted).
  2. Gupta, Y., Bhargava, L., Sharma, A. & Gaur, M. (2019). Hybrid buffers based coarse-grained power gatednetwork on chip router microarchitecture.International Journal of Electronics, Taylor Francis,0, 1–16.doi:10.1080/00207217.2019.1644674
  3. Gupta, N., Sharma, A., Vijay Laxmi, M. S. G., Zwolinski, M. & Bishnoi, R. (2016).nlbdr:genericcongestion handling routing implementation for two-dimensional mesh network-on-chip.IETComputersDigitalTechniques,10, 26–232(6).http://hdl.handle.net/10108/79286
  4. Sharma, A. & Iteeshree. (2013). Detection of brain tumor of fetus edge –detection on mri images andimplementation on fpga.Elixir Image Processing, Elixir International Journal,0, 1–6. Sumit, S. &
  5. Sharma, A. (2010). An alternative approach to two phase encryption using back- propagationfeed forward neural technique.International Journal of Computational Intelligence Research,6, 1–6.
Conference Publications
  1. Ashish Sharma, Tapas Badal, Akshat Gupta, Arpit Gupta, Aman Anand. An Intelligent Sign Communication Machine for People Impaired with Hearing and Speaking Abilities.Advanced Computing 10th International Conference, IACC 2020, Panaji, Goa, India, December 5–6, 2020.
  2. Dabkara, M., Gupta, Y., Sharma, N. & Sharma, A. (2020). A solar pv standalone system with predictivecurrent controlled voltage source inverter. In2020 3rd international conference on emerging technologies incomputer engineering: Machine learning and internet of things (icetce)(pp. 1–6).
  3. Sharma, A., Tailor, M., Bhargava, L. & Gaur, M. S. (2019). 3d lbdr: Logic-based distributed routing for 3dnoc. In S. Rajaram, N. Balamurugan, D. Gracia Nirmala Rani & V. Singh (Eds.),Vlsi design and test(pp. 473–482). Singapore: Springer Singapore.
  4. Sharma, A., Gupta, Y., Yadav, S., Bhargava, L., Gaur, M. S. & Laxmi, V. (2017). A power, thermal andreliability-aware network-on-chip. In2017 ieee international symposium on nanoelectronic andinformation systems (inis)(pp. 243–245). doi:10.1109/iNIS.2017.55
  5. Sharma, A., Ansar, R., Gaur, M. S., Bhargava, L. & Laxmi, V. (2016). Reducing fifo buffer power usingarchitectural alternatives at rtl. In2016 20th international symposium on vlsi design and test (vdat)(pp. 1–2). doi:10.1109/ISVDAT.2016.8064897
  6. Ansar, R., Upadhyay, P., Singhal, M., Sharma, A. & Gaur, M. S. (2015). Characterizing impacts of multi-vtrouters on power and reliability of network-on-chip. In2015 eighth international conference oncontemporary computing (ic3)(pp. 476–480). doi:10.1109/IC3.2015.7346729
  7. Gaur, M. S., Laxmi, V., Zwolinski, M., Kumar, M., Gupta, N. & A.Sharma. (2015). Network-on- chip:Current issues and challenges. In2015 19th international symposium on vlsi design and test(pp. 1–3).doi:10.1109/ISVDAT.2015.7208160
  8. Sharma, A., Upadhyay, P., Ansar, R., Laxmi, V., Bhargava, L., Gaur, M. S. & Zwolinski, M. (2015). Aframework for thermal aware reliability estimation in 2d noc. In2015 19th international symposium onvlsi design and test(pp. 1–6). doi:10.1109/ISVDAT.2015.7208063
  9. Gupta, N., Kumar, M., Sharma, A., Gaur, M. S., Laxmi, V., Daneshtalab, M. & Ebrahimi, M. (2015).Improved route selection approaches using q-learning framework for 2d nocs. InProceedings of the 3rdinternational workshop on many-core embedded systems(pp. 33–40). MES ’15.doi:10.1145/2768177.2768180
  10. Gupta, N., Kumar, M., Sharma, A., Gaur, M. S., Laxmi, V., Daneshtalab, M. & Ebrahimi, M. (2015).Improved route selection approaches using q-learning framework for 2d nocs. InProceedings of the 3rdinternational workshop on many-core embedded systems(pp. 33–40). MES ’15.doi:10.1145/2768177.2768180